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Abstract 
We show that a 3-port interferometer, defined by quantum point contacts in a two-
dimensional electron gas, and working in the quantum Hall regime, can implement different 
logic gates at each port depending on the energy of charge carriers and the operating 
conditions. In all cases the input logic states are encoded in the potentials applied on the 
quantum point contacts, while the output logic states are encoded in the values of the overall 
transmission coefficients at each port. In addition, the output of such compact configurations 
can be reprogrammed by combining two 3-port interferometers.  
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Introduction 
The quest for miniaturization of integrated circuits, brought forward by efforts to go beyond 
Moore’s law [1], lead to development of an increasing number of electronic and 
optoelectronic devices that rely on low-dimensional nanostructures, in particular on two-
dimensional electron gases (2DEGs). As a consequence, quantum mechanics has become not 
only an indispensable tool to describe charge carrier transport in such structures but, as 
quantum computing [2], has evolved into an alternative to classical computing techniques. 
Presently, many proposals of physical systems able to implement quantum logic gates and 
circuits have been put forward, and remarkable progress has been registered in their 
implementation [3], although there are still considerable technological difficulties to be 
overcome. In particular, solid-state quantum computing systems have been thoroughly 
investigated, charge- [4,5], spin- [6,7] or superconductor-based [8] configurations being 
mainly proposed as quantum logic gates. A different route for implementing logic operations 
in solid-state systems involves configurations in materials with long mean-free-paths of 
charge carriers, such as graphene [9-11] or 2DEGs [12] based on interference between 
quantum wavefunctions traversing different paths. This last category includes also logic gates 
based on quantum interference between edge states in electron interferometers defined by 
quantum point contacts (QPCs) [13,14]. Such few- or single-channel electron interferometers 
working in the quantum Hall effect regime have the advantage of high sensitivity and 
visibility [15], as well as of a well-establish, even analytical [13,16,17], modeling of 
propagating single-particle wavefunctions or wavepackets. Moreover, conditional operations 
involving logic gates implemented by electronic interferometers based on edge states could be 
envisaged taking into account the Coulomb interaction of different interferometers [14,18,19] 
or the coupling of different cavities by edge states [20]. 
 In this paper we propose a logic gate configuration that has the advantage of 
compactness, which is essential for preserving the overall coherence of the electron 
wavefunction along a succession of logic gates, and ease of conditional reprogramming, 
which is important for implementing reconfigurable logic circuits. The proposed 
configuration is a 3-port interferometer, patterned on a 2DEG in the integer quantum Hall 
regime, the charge carriers propagating along edge state channels. The input logic states are 
encoded on the potentials applied on the QPCs that define the interferometer, while the output 
logic states are determined by the overall wavefunction transmission coefficient at each port. 
In this configuration each output is a linear combination of the 3 possible inputs/edge state 
sources, which determine the operating condition of the gate. As such, these logic gates have 
the distinctive feature of being able to be combined/reprogrammed in a simple manner, the 
output of one gate defining the operating condition of the next logic gate. Moreover, because 
different logic gates can be implemented at each port, the device offers the unique possibility 
to process in parallel different algorithms. 
 
3-port logic gates based on edge state channels 
We model the operation of the proposed device considering ballistic charge carrier transport 
in a quantum Hall cavity/interferometer defined by three QPCs and patterned in a 2DEG. 
Throughout this paper we assume spin-independent scattering of charge carriers by the 
potential barriers. More precisely, the 2DEG is supposed to be confined along the z direction, 
i.e. it extends in the (x,y) plane, and a uniform magnetic field B is applied along z, such that 
the vector potential can be chosen as )0,,0( BxA  . Then, as discussed in [13], the single-
particle Hamiltonian describing the propagation of an electron with effective mass m and 
wavevector components along the x and y directions xk  and yk , respectively, can be written 
as 
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where d  is the frequency associated to the transverse confining potential along the x 
direction, 22 cdt    with meBc /  the cyclotron frequency, and )/(
2
0 mkx tcy  . 
The dispersion relation of the quantized energy levels is then given by 
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two edge states, i.e. two-split channels localized on the opposite edges 0x , corresponding to 
wavevector components yk , being allowed to propagate at a fixed energy value. We 
consider in the following that only the lowest subband, with n = 0, is occupied, limiting the 
range of energies E between 2/t  and 2/3 t . It should be noted that in a 2DEG the 
energy (Fermi energy) of charge carriers can be tuned by applying gate voltages (see, for 
instance, [21]). 
The schematic representation of the 3-port logic gate is represented in Fig. 1. We 
model the action of each of the three QPCs, situated at ixx  , i = 1,2,3, by a delta-function 
potential )()2/()( 2 iiii xmxU  . If the ith QPC separates regions in which the 
wavefunction has the same wavevector, denoted by k, the incident wavefunction is partly 
reflected, with reflection coefficient )2/( iii ikr   , and partly transmitted with 
transmission coefficient )2/(2 ii ikikt  , the strength of the QPC depending on the applied 
potential iU  .  
The output vector of the 3-port interferometric device, )3,2,1( outoutoutoutT  , where 
the superscript T denotes transposition, depends linearly on the input vector 
)3,2,1( ininininT   as TT inMout   or, written on components, 
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To find out the elements of the matrix M, let us suppose first that )0,0,1(ininT  , i.e. that 
there is only one input, through QPC1. Then,  
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where ijij kL  denotes the phase acquired by the wavefunction when propagating from port  
i to port j, separated by the distance ijL , and 312312   . Similar calculations of 
outputs for inputs at ports 2 and 3, defined by QPC2 and QPC3, lead us to find the elements 
of matrix M as: 
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where )exp(1 321  irrr . The transmission coefficient at port i is then calculated by 
estimating the square modulus of outi, i = 1, 2, 3. 
 Formulas (5) allow us to estimate the output wavefunctions at each of the 3 ports 
depending on the input wavefunctions. To correlate the outputs with the operation of logic 
gates, we must first specify the manner of encoding the logic values of both inputs and 
outputs. As in [13], we encode the input logic values in the potential applied on each of the 
three QPCs, which can be either 0V 0, corresponding to the logic value 0, or 1V 0.5 eV, 
associated to the logic value 1. The input logic states are then ),,( 321 UUU , with iU , i = 1, 2, 
3, equal to 0V  or 1V . The input vector in is to be regarded as parameter, while the output logic 
states are encoded in the values of the transmission coefficients T at each port, as exemplified 
below. 
Figure 2 illustrates the energy dependences of the three outputs when )0,0,1(Tin , 
the input logic states encoded as ),,( 321 UUU  being specified in the legend. Because several 
curves overlap, a three-dimensional representation is shown as inset. In all figures in this 
paper the relevant energy range is chosen as discussed above, the parameters used for 
simulations being 0067.0 mm   with 0m  the free electron mass (as for electrons in the 
GaAs/AlAs 2DEG system),  cd   4 meV, and  312312 LLL  100 nm. From Fig. 2 
it follows that the transmission coefficients T at all ports have a smooth variation with energy 
except for the input logic state (111), for which rapid variations of the transmission occur for 
specific resonant energies denoted as rE  (a similar behavior was reported in [13]). 
Because each output wavefunction could be separately detected, the configuration 
presented in Fig. 1 offers the opportunity to implement different logic gates on each of the 
three outputs, and even different logic gates on a specific output depending on the energy of 
charge carriers and the threshold imposed to the transmission coefficient to distinguish 
between logic states 0 and 1. We will refer in the following to this threshold value as thT , 
transmission coefficients T > thT  being associated to the output logic value 1, while the output 
logic value 0 is encoded in T < thT . More precisely, looking at the three outputs in Fig. 2, for 
)0,0,1(Tin , we observe that: 
I. For out1, considering thT  = 0.5, we can implement, for example: 
a) the NOT gate for U1 at resonance (at Er), if (U2,U3) = (11) 
b) the AND gate for U2 and U3 at all energies, if U1 = 0  
c) the OR gate for U1 and U3 outside resonance, if U2 = 1  
d) the OR gate for U1 and U2 outside resonance, if U3 = 1  
e) the identity operation for U1 at all electron energies, if (U2,U3) = (10), (00), or (01) 
f) the Set 1 gate (sets the output logic state to 1), for U1 = 1 outside resonance, 
irrespective of the logic values of U2, U3 
c) the CCNOT (Toffoli gate), which changes the value of the target bit when both 
control bits are 1, at Er, if U1 is the target bit and U2 and U3 are control bits 
II. For out2, considering thT  = 0.3, we can implement, for example: 
a) the NOT gate for U1 at all energies, if (U2,U3) = (01) or (00) 
b) the modified CNOT gate (it changes the value of the target bit if the control bit is 0) 
at Er, if U3 =1, with U1 the control bit and U2 the target bit  
c) the AND gate for U2 and U3 at Er, when U1 = 1 
d) the AND gate for U1 and U3 at Er, when U2 = 1 
e) the NOR gate for U1 and U2 at all energies, when U3 = 0 
e) the identity operation for U1 at Er, if (U2,U3) = (11) 
III. For out3, considering thT  = 0.3, we can implement, for example: 
a) the AND gate for U1 and U2 at Er, when U3 = 1 
b) the AND gate for U2 and U3 at Er, when U1 = 1 
c) the NOT gate for U1 at all energies, when (U2,U3) = (10) 
d) the Erase gate (sets the output logic state to 0) at all energies, if U2 = 0, irrespective 
of the logic values of U1 and U3 
e) the NOR gate for U1 and U3 outside resonance, if U2 = 1 
f) the identity operator for U1 at Er, if (U2,U3) = (11) 
These examples show that one can implement different logic gates at different outputs 
of the 3-port interferometric configuration in Fig. 1. As such, this configuration allows a 
parallel processing of different quantum gates and algorithms starting from the same input 
states.  
The energy dependences of the three outputs when )0,1,1(Tin  for different input 
logic states given in the legend are shown in Fig. 3; the three-dimensional representation in 
the inset helps identify the overlapping curves. Note that in this situation the maximum 
transmission value at each port can be higher than 1 (but smaller than 2), since there are two 
inputs, each with magnitude 1. Again, the output transmission values at each port vary in a 
smooth manner with energy, except the case when (U1,U2,U3) = (111). However, the energy 
dependence of T is not monotonous, which implies that the logic gates that could be 
implemented at each port depend also on the energy values of charge carriers. For instance, 
I. For out1,  
i) at resonant energies Er, considering thT  = 0.5, we can implement, for example: 
a) the OR gate for U1 and U2, if U3 = 0 
b) the NAND gate for U1 and U3, if U2 = 1 
c) the NAND gate for U2 and U3, if U1 = 1 
d) the Set 1 gate, when (U2,U3) = (01) or (10) 
ii) outside resonance, considering thT  = 0.3, we can implement, for example: 
a) the OR gate for U1 and U3, irrespective of U2 
b) the Set 1 gate, when U1 = 1 or U3 = 1 
iii) at E  4.3 meV, considering thT  = 1.2, we can implement, for example: 
a) the Erase gate if U1 = 1, irrespective of U2 and U3 
b) the AND gate for U2 and U3, if U1 = 0 
iv) at E  5.7 meV, considering thT  = 1.25, we can implement, for example: 
a) the Erase gate when (U1,U2) = (00), (01) or (11), irrespective of U3 
b) the AND gate for U1 and U3, if U2 = 0 
v) at E  6 meV, considering thT  = 0.7, we can implement, for example: 
a) the NOR gate for U1 and U3, if U2 = 0 
b) the Set 1 gate when U1 = 1, irrespective of U2 and U3 
c) the identity operation for U1, if (U2,U3) = (00), (10), or (11) 
vi) at E  7.7 meV, considering thT  = 1.2, we can implement, for example: 
a) the Erase gate if U3 = 0, irrespective of U1 and U2 
b) the AND gate for U1 and U3, if U2 = 0 
c) the AND gate for U2 and U3, if U1 = 0 
d) the CNOT gate when U3 = 1, with U1 the target bit and U2 the control bit 
II. For out2, 
i) at resonant energies Er, considering thT  = 0.5, we can implement, for example: 
a) the NOR gate for U1 and U2, if U3 = 1 
b) the NOR gate for U1 and U3, if U2 = 1 
c) the CNOT if U1 = 1, with U2 target bit and U3 control bit 
d) the Set 1 gate, when U1 = 0, irrespective of U2 and U3 
e) the NOT gate for U1, if (U2,U3) = (00) or (11) 
ii) outside resonance, considering thT  = 0.3, we can implement, for example: 
a) the OR gate for U2 and U3, if U1 = 0 
b) the Set 1 gate, when U1 = 0, U2 = 1 or U3 = 1 
iii) at E  4.8 meV, considering thT  = 1.2, we can implement, for example: 
a) the Erase gate if U1 = 0, U2 = 1, or U3 = 0 
b) the AND gate for U1 and U3, if U2 = 0 
iv) at E  5.7 meV, considering thT  = 0.8, we can implement, for example: 
a) the Set 1 gate if U1 = 0 or U2 = 1 
v) at E  6 meV, considering thT  = 1.2, we can implement, for example: 
a) the Erase gate if U1 = 1 or U2 = 0 
b) the NOT gate for U1, if (U2,U3) = (10) or (11) 
III. For out3, 
i) outside resonance, considering thT  = 0.5, we can implement, for example: 
a) the NOR gate for U2 and U3, if U1 = 1 
b) the NOT gate for U3, if (U1,U2) = (00), (01) or (10) 
ii) outside resonance, E  5-7 meV, considering thT  = 0.8, we can implement, for example: 
a) the NOR gate for U2 and U3, irrespective of U1 
iii) outside resonance, E  4-5.2 meV, with thT  = 0.8, we can implement, for example: 
a) the NOR gate for U1 and U3, if U2 = 1 
b) the NOR gate for U2 and U3, if U1 = 1 
c) the NAND gate for U1 and U2, if U3 = 0 
d) the NOT gate for U3, if (U1,U2) = (00) or (10) 
e) the Erase gate if U3 = 1, irrespective of U1 and U2 
iv) at resonance, E  5.2 meV, with thT  = 0.8, we can implement, for example: 
a) modified CNOT gate if U1 = 1, with U3 the target bit and U2 the control bit 
These examples show that there is a large number of logic gates that can be implemented at 
each port for certain energies and transmission threshold values.  
 For the sake of completeness, we show in Fig. 4 the output transmission values at the 
three ports when )1,1,1(Tin , for different input logic states specified in the legend. The 
overlapping curves can be identified using the three-dimensional representation in the inset. 
As opposed to the situations investigated above, no resonant energies exist and the three 
outputs have similar energy-dependent transmission but for different input logic states. This 
behavior is to be expected from the symmetry of the system. In a similar to the cases 
discussed above, a correlation with possible logic operations for particular charge carrier 
energies and Tth values can be carried out in this case, as well. However, a further discussion 
of this issue would unnecessarily lengthen the present manuscript. 
 More important for practical applications is to illustrate how to combine two such 3-
port interferometric devices. A schematic representation of such a configuration is shown in 
Fig. 5. The first device/ring (with ports 1, 2 and 3) operates conditionally to the output of the 
second device/ring (with ports 1’, 2’ and 3’). More precisely, for a combined system with two 
inputs, say, at ports 1 and 1’, if the output at port 2’ of the second device/ring is high when 
operating for )0,0,1(Tin , in particular if the transmission T = 1, the first device operates in 
the )0,1,1(Tin  regime. Otherwise, if the transmission at port 2’ is zero, the output of the 
first device at a certain energy corresponds to the )0,0,1(Tin  operating regime. In Fig. 5, 
QPC2 is identical to QPC2’, which imposes a restriction/actually selects the logic gate 
implemented/detected at ports 1 or 3. To be more specific, if (U1’,U2’,U3’) = (110), the 
transmission at port 2’ is low (zero), and the first device with U2 = 1 implements at port 3, for 
instance, the NOR operation for U1 and U3, outside resonance. If (U1’,U2’,U3’) = (000)  or 
(001), the transmission at port 2’ is high (T = 1), and the first device with U2 = 0 implements 
at the same port the NOT operation for U3, irrespective of U1. 
Note that the configuration in Fig. 5 is not an example of cascaded 3-port 
interferometers because of the way in which we have encoded the input logic states. To 
transform it into a cascaded configuration, the inputs in should not be regarded as parameters 
that specify the operating regime but as logic states instead of the applied potentials on QPCs. 
Then, Ui, i = 1, 2, 3, would become the parameters. Whether the simulation of this last 
configuration would not be difficult, its practical implementation would be much more 
complicated since to take advantage of all combinations of possible input logic states one 
would have to add another three gates for each 3-port interferometer, which would either 
allow or forbid  the propagation/input of edge states at the ports.  
 
Conclusions 
We have shown that a 3-port interferometric configuration employing edge state channels can 
implement different logic gates at each port depending on the energy of charge carriers and 
the operating conditions. Another remarkable property of this compact logic device proposed 
in this paper is the possibility of reprogramming it by combining two 3-port interferometers. 
In the configurations studied in this paper the input logic states are encoded on the potentials 
applied on the QPCs that define the interferometer, while the output logic states are encoded 
in the values of the overall transmission coefficients at each port.  
Note that throughout the paper we have considered the case of spin-independent 
scattering at potential barriers, which implies from a practical point of view either small-
enough magnetic fields, such that the Zeeman splitting is not important, or that the spin-orbit 
coupling can be neglected, or that spin-polarized charge carriers are injected. The situation of 
spin-resolved propagation would complicate the interpretation of the results, not because 
charge carriers with opposite spins propagate along channels on the opposite sides of the 
2DEG but, especially, because spin rotation takes place at quantum point contacts [14,22].  
Throughout this paper we have limited the investigation to interferometers with three 
QPCs/ports, although configurations with a higher number of QPCs could be envisaged. The 
reason is that, besides being more difficult to fabricate, the increased complexity of 
interference patterns/transmission of outgoing wavefunctions render these configurations 
more difficult to operate, as well.  
In conclusion, the simulation results obtained in this paper suggest that 3-port 
interferometers are complicated enough to offer a novel manner of implementing logic gates 
in parallel at each port and/or to reprogram these gates at will, without increasing significantly 
the technological challenges to fabricate them. As such, we are confident that these 
configurations will prove their utility in future computing designs. 
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 Figure captions 
Fig. 1 Schematic representation of the 3-port interferometric logic device 
Fig. 2 Energy dependence of the transmission at (a) port 1, (b) port 2, and (c) port 3, in the 
device in Fig. 1 when in
T
 = (1,0,0) for different input logic states specified in the legend. 
Insets: three-dimensional representation of the same dependence, to highlight overlapping 
curves 
Fig. 3 Energy dependence of the transmission at (a) port 1, (b) port 2, and (c) port 3, in the 
device in Fig. 1 when in
T
 = (1,1,0) for different input logic states specified in the legend. 
Insets: three-dimensional representation of the same dependence, to highlight overlapping 
curves 
Fig. 4 Energy dependence of the transmission at (a) port 1, (b) port 2, and (c) port 3, in the 
device in Fig. 1 when in
T
 = (1,1,1) for different input logic states specified in the legend. 
Insets: three-dimensional representation of the same dependence, to highlight overlapping 
curves 
Fig. 5 Schematic representation of combined 3-port interferometric logic devices/rings 
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